

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vignia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO		
09/827,676	04/06/2001	Tsutomu Tanaka	09792909-4970	6747		
26263	7590 07/31/2003					
	CHEIN NATH & ROSEI	EXAMI	EXAMINER			
P.O. BOX 061080 WACKER DRIVE STATION, SEARS TOWER			VU, QUANG D			
CHICAGO, II	L 60606-1080		ART UNIT	PAPER NUMBER		
		• *	2811			
			DATE MAILED: 07/31/2003			

Please find below and/or attached an Office communication concerning this application or proceeding.

·					
-	Apı	olication No.		Applicant(s)	A
	Į.	827,676		TANAKA ET AL.	
Office Action Summary	Exa	nminer		Art Unit	
		ang D Vu		2811	<u>.</u>
The MAILING DATE of this comm	nunication appears	on the cover sh	eet with the co	rrespondence ad	dress
A SHORTENED STATUTORY PERIOR THE MAILING DATE OF THIS COMM! - Extensions of time may be available under the provision after SIX (6) MONTHS from the mailing date of this control of the period for reply specified above is less than this lif NO period for reply is specified above, the maximuter of the period for reply is specified above, the maximuter of the period for the period	UNICATION. sions of 37 CFR 1.136(a). communication. rty (30) days, a reply within m statutory period will app reply will, by statute, cause oths after the mailing date of	In no event, however, the statutory minimun ly and will expire SIX (the application to bec	may a reply be time n of thirty (30) days 6) MONTHS from th ome ABANDONED	ly filed will be considered timely e mailing date of this co (35 U.S.C. § 133).	<i>I.</i> ommunication.
1) Responsive to communication(s	s) filed on <u>amendm</u>	ent filed on 03/0	<u>04/2003</u> .		
2a) ☐ This action is FINAL .	2b)⊠ This ac	tion is non-final.			
3) Since this application is in cond closed in accordance with the p					e merits is
Disposition of Claims					
4) Claim(s) 4-9,11 and 13 is/are pe					
4a) Of the above claim(s) 14 is/ai	re withdrawn from o	consideration.			
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>4-9,11 and 13</u> is/are rej					
7) Claim(s) is/are objected to					
8) Claim(s) are subject to res	striction and/or elec	ction requiremen	nt.		
9)☐ The specification is objected to by	y the Examiner.				
10) The drawing(s) filed on is/a	are: a) ☐ accepted o	or b) ☐ objected to	o by the Exam	iner.	
Applicant may not request that any					
11)☐ The proposed drawing correction				ed by the Examin	er.
If approved, corrected drawings and					
12) ☐ The oath or declaration is objecte	d to by the Examin	er.			
Priority under 35 U.S.C. §§ 119 and 120					
13) Acknowledgment is made of a cl	•	rity under 35 U.	S.C. § 119(a)-	·(d) or (f).	
a)⊠ All b)⊡ Some * c)⊡ None o					
1. Certified copies of the prio	•				
2. Certified copies of the prio	•				
3. Copies of the certified cop application from the In* See the attached detailed Office a	ternational Bureau	(PCT Rule 17.2	?(a)).		Stage
14) ☐ Acknowledgment is made of a clai	m for domestic prid	ority under 35 U	.S.C. § 119(e)	(to a provisional	application).
a) ☐ The translation of the foreign 15)☐ Acknowledgment is made of a cla					
Attachment(s)	,-	•			
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Revie Information Disclosure Statement(s) (PTO-144)	,		ice of Informal Pa	PTO-413) Paper No(stent Application (PTO	
J.S. Patent and Trademark Office PTO-326 (Rev. 04-01)	Office Action S	ummary	F	art of Paper No. 17	

Art Unit: 2811

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 4-7, 9 and 11 are rejected under 35 U.S.C. 102(e) as being anticipated by US Patent No. 6,281,552 to Kawasaki et al.

Kawasaki et al. (figures 1A-C, 2A-2C, 6) teach a method of making a bottom-gate thinfilm transistor comprising:

forming a gate electrode (102) on a substrate (101);

forming a gate insulating film (105) on the gate electrode;

forming a laminate on the gate insulating film (105), comprising:

forming a precursor film (106) for an active layer, and

forming a protective spacer film (110) on the precursor film (106) without using an etching process, the protective spacer film (110) having a thickness of 100 nm or less (column 6, line 40);

implanting a dopant when forming a source-drain region (figure 1C) of the precursor film (106) for the active layer through the protective spacer film (110) without etching the protective spacer film (110); and

Art Unit: 2811

activating the implanted dopant so that a non-doped portion constitutes the active layer (figures 1B-2A; column 7, lines 45-55).

It is inherent that the protective spacer film is a protective insulating film because it protects the surface of the device.

Regarding claim 5, Kawasaki et al. teach the active layer comprises a crystallized silicon film. In thin film transistor (TFT), the crystallized silicon film is normally a polysilicon.

Regarding claim 6, Kawasaki et al. teach a method of making a TFT, wherein, in the laminate forming step, an amorphous silicon film is formed on the gate insulating film (105), the amorphous silicon film is crystallized to form a crystallize silicon film, and the protective spacer film (110) is formed on the crystallize silicon film (106) (column 5, line 62 – column 6, line 14).

Regarding claim 9, Kawasaki et al. disclose a heat treatment step is conducted to activate the impurity elements in the silicon film (column 7, lines 45-55). It is inherent that the heat treatment step would also recover the defects formed in the protective spacer film. Therefore, Kawasaki et al. inherently disclose the defects formed in the protective spacer film can be recovered after the heat treatment.

Regarding claim 11, Kawasaki et al. teach forming an interlayer insulating film (151), a transparent electrode (161), and an alignment layer (601) on a protective spacer film of the bottom gate thin film transistor to comprise a TFT substrate; and interposing a liquid crystal (605) between the TFT substrate and a counter substrate (602) provide with counter electrode (603) (see figure 6).

Page 4

Application/Control Number: 09/827,676

Art Unit: 2811

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kawasaki et al. in view of US Patent No. 6,063,654 to Ohtani.

The disclosures of Kawasaki et al. are discussed as applied to claims 4-7 above, Kawasaki et al. differ from the claimed invention by not showing to form the oxide layer on the amorphous silicon film through thermal oxidation. However, Ohtani (figures 3A-E) teaches to form the oxide layer on the amorphous silicon film (203) through thermal oxidation (column 9, lines 23-29). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Ohtani into the device taught by Kawasaki et al. because the oxide film through thermal oxidation improves wetting of the surface of the amorphous silicon film to suppress the solution from being repelled. The combined device shows that the protective spacer film is formed on a surface of the amorphous silicon film by surface oxidation of the amorphous silicon film, and then the amorphous silicon film is crystallized to form a crystallize silicon film.

5. Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kawasaki et al. in view of US Patent No. 6,420,758 to Nakajima.

Art Unit: 2811

Regarding claim 13, Kawasaki et al. teach forming an interlayer insulating film (151) on a protective spacer of the bottom gate thin film transistor (see figure 2C). Kawasaki et al. differ from the claimed invention by not forming an organic EL element driven by the bottom gate thin film transistor on the interlayer insulating film. However, Nakajima teaches forming an organic EL element (3045) driven by the bottom gate thin film transistor on the interlayer insulating film (3042) (see figure 21; column 23, line 24 – column 25, line 62). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the teaching of Nakajima into the method taught by Kawasaki et al. because the organic EL element improves the quality of the image.

Response to Arguments

6. Applicant's arguments filed 03/04/2003 have been fully considered but they are not persuasive.

Applicant's main arguments include: (A). Kawasaki et al. do not teach or suggest a method of making a bottom-gate thin film transistor including the steps of: forming a laminate on the gate insulating film, comprising: forming a precursor film for an active layer, and forming a protective insulating film on the precursor film without using an etching process, the protective insulating film having a thickness of 100 nm or less; implanting a dopant when forming a source-drain region of the precursor film for the active layer through the protective insulating film without etching the protective spacer film; and activating the implanted dopant so that a non-doped portion constitutes the active layer; and (B) Kawasaki et al. do not teach or suggest the protective insulating film is formed on the precursor film without etching the protective

Art Unit: 2811

insulating film. Thereafter, the precursor film is implanted with a dopant through the protective insulating film without etching when forming the LDD region or the source-drain region.

With respect to applicant's Argument A, it is noted that Kawasaki et al. teach forming a laminate on the gate insulating film (105), comprising: forming a precursor film (106) for an active layer, and forming a protective spacer film (110) on the precursor film (106) without using an etching process, the protective spacer film (110) having a thickness of 100 nm or less (column 6, line 40); implanting a dopant when forming a source-drain region (figure 1C) of the precursor film (106) for the active layer through the protective spacer film (110) without etching the protective spacer film (110); and activating the implanted dopant so that a non-doped portion constitutes the active layer (figures 1B-2A; column 7, lines 45-55). It is inherent that the protective spacer film is a protective insulating film because it protects the surface of the device.

With respect to applicant's Argument B, it is noted that Kawasaki et al. teach the protective spacer film (110) is formed on the precursor film (106) without etching the protective spacer film (110). Thereafter, the precursor film (106) is implanted with a dopant through the protective spacer film (110) without etching the protective spacer film (110) when forming the source-drain region (figure 1C).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quang D Vu whose telephone number is 703-305-3826. The examiner can normally be reached on Monday-Friday.

Page 7

Application/Control Number: 09/827,676

Art Unit: 2811

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on 703-308-2772. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

qv July 11, 2003

Shousverey Ale TC-2800 7-11-03